Go to the source code of this file.
Macros | |
#define | PTE_VALID 0x80000000 |
#define | PTE_VSID 0x7fffff80 |
#define | PTE_VSID_SHFT 7 |
#define | PTE_VSID_LEN 24 |
#define | PTE_HID 0x00000040 |
#define | PTE_API 0x0000003f |
#define | PTE_API_SHFT 0 |
#define | PTE_RPGN (~0xfffL) |
#define | PTE_RPGN_SHFT 12 |
#define | PTE_REF 0x00000100 |
#define | PTE_CHG 0x00000080 |
#define | PTE_W 0x00000040 /* 1 = write-through, 0 = write-back */ |
#define | PTE_I 0x00000020 /* cache inhibit */ |
#define | PTE_M 0x00000010 /* memory coherency enable */ |
#define | PTE_G 0x00000008 /* guarded region (not on 601) */ |
#define | PTE_WIMG (PTE_W|PTE_I|PTE_M|PTE_G) |
#define | PTE_IG (PTE_I|PTE_G) |
#define | PTE_PP 0x00000003 |
#define | PTE_SO 0x00000000 /* Super. Only (U: XX, S: RW) */ |
#define | PTE_SW 0x00000001 /* Super. Write-Only (U: RO, S: RW) */ |
#define | PTE_BW 0x00000002 /* Supervisor (U: RW, S: RW) */ |
#define | PTE_BR 0x00000003 /* Both Read Only (U: RO, S: RO) */ |
#define | PTE_RW PTE_BW |
#define | PTE_RO PTE_BR |
#define | PTE_EXEC 0x00000200 /* pseudo bit; page is exec */ |
#define | ADDR_SR (~0x0fffffffL) |
#define | ADDR_SR_SHFT 28 |
#define | ADDR_PIDX 0x0ffff000 |
#define | ADDR_PIDX_SHFT 12 |
#define | ADDR_API_SHFT 22 /* API is 6 bits */ |
#define | ADDR_POFF 0x00000fff |
#define | SR_KEY_LEN 4 /* 16 segment registers */ |
#define | SR_TYPE 0x80000000 /* T=0 selects memory format */ |
#define | SR_SUKEY 0x40000000 /* Supervisor protection key */ |
#define | SR_PRKEY 0x20000000 /* User protection key */ |
#define | SR_NOEXEC 0x10000000 /* No-execute protection bit */ |
#define | SR_VSID_SHFT 0 /* Starts at LSB */ |
#define | SR_VSID_WIDTH 24 /* Goes for 24 bits */ |
#define | SR_VSID (((1L << SR_VSID_WIDTH) - 1) << SR_VSID_SHFT) |
#define PTE_BR 0x00000003 /* Both Read Only (U: RO, S: RO) */ |
#define PTE_SW 0x00000001 /* Super. Write-Only (U: RO, S: RW) */ |
#define PTE_W 0x00000040 /* 1 = write-through, 0 = write-back */ |
#define SR_NOEXEC 0x10000000 /* No-execute protection bit */ |
Definition at line 156 of file ppc_pte.h.
Referenced by ppc_cpu_register_dump().
#define SR_PRKEY 0x20000000 /* User protection key */ |
Definition at line 155 of file ppc_pte.h.
Referenced by ppc_cpu_register_dump().
#define SR_SUKEY 0x40000000 /* Supervisor protection key */ |
Definition at line 154 of file ppc_pte.h.
Referenced by ppc_cpu_register_dump().
#define SR_TYPE 0x80000000 /* T=0 selects memory format */ |
Definition at line 153 of file ppc_pte.h.
Referenced by ppc_cpu_register_dump().
#define SR_VSID (((1L << SR_VSID_WIDTH) - 1) << SR_VSID_SHFT) |